Link copied to clipboard
Engineering (Non-Software)

Power Convergence Lead Physical Design ⚡ Urgent

AMD Bengaluru
Full Time 10–16 years experience
About the Role

This role leads full-chip physical design with a strong focus on power convergence and sign-off. You will oversee RTL-to-GDS execution, low-power implementation, and PPA closure across advanced nodes. The position requires close collaboration with floorplanning, STA, and CAD teams. You will mentor engineers and drive best-in-class power methodologies. Extensive physical design leadership and sign-off experience is essential.

You'll be redirected to the official careers portal

Similar Jobs You Might Like

Senior - SAP-SF-RCM

KPMG company logo

KPMG

Bengaluru
SAP SuccessFactors SAP SF RCM Recruiting Management End-to-End Implementation SAP Configuration +4 more
IT & Infrastructure Full Time 4-6 years experience

Senior - CSG-Data Privacy and Ethics

KPMG company logo

KPMG

Bengaluru
Data Privacy Data Protection Privacy Impact Assessments Data Governance Regulatory Compliance +5 more
Cybersecurity Full Time 3-6 years experience

Analyst - TPRM-Advisory Services

KPMG company logo

KPMG

Bengaluru
Third Party Risk Management Vendor Risk Assessment Due Diligence Risk Mitigation Regulatory Compliance +4 more
Legal & Risk Full Time Up to 2 years experience

Manager - Functional Implementation for Treasury

KPMG company logo

KPMG

Bengaluru
Treasury Management Functional Implementation Cash Management Liquidity Planning Financial Risk Management +3 more
Business & Consulting Full Time 8-12 years experience